For most system-on-chip (SoC) designs, the most critical task is not RTL coding or even creating the chip architecture. Today, SoCs are designed primarily by assembling various silicon intellectual ...
Today, multicore system-on-chip (SoC) designs can be composed of hundreds of IP blocks, typically containing up to ten million logic gates. One way for SoC developers to create devices of this ...
Significantly expanded portfolio of Cadence design IP optimized for Intel's advanced technologies AI-driven digital and analog/custom EDA solutions certified for Intel 18A technology PDK, delivering ...
As today’s SoC designs grow more complex and time-to-market (TTM) pressures rise, designers are looking for techniques to build and update designs easily. Key elements for addressing these SoC ...
AMITYVILLE, N.Y. – Speco Technologies has just announced a strategic partnership with JVSG to enhance design system software capabilities with a new IP-system design tool. The partnership combines ...
New network-on-chip (NoC) interconnect IP is now available for artificial intelligence (AI) systems-on-chip (SoC). Arteris IP launched the fourth generation of the FlexNoC interconnect IP with a new ...
Synopsys has sold its Processor IP Solutions business to GlobalFoundries for an undisclosed sum. It follows the MIPS ...
TES Electronic Solutions GmbH adds to its IP portfolio a new VHDL-based CAN Flexible Data-Rate (FD) controller IP core. The IP is designed for System-on-Chip (SoC) implementations and can be ...
Machine builders are enjoying a new level of machine design flexibility through the use of a single network for their entire machine, including VFD and servo drives for integrated motion control. That ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback